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Abstract
For a conventional monolithic piezoelectric transducer (PT) using a full-bridge rectifier, there is a
threshold voltage that the open-circuit peak-to-peak voltage measured across the harvester must attain
prior to any transfer of energy to the storage capacitor at the output of the rectifier. This threshold
voltage usually depends on the voltage of the storage capacitor at the output of rectifier and the
forward voltage drop of diodes. This paper presents a scheme of splitting the electrode of a monolithic
piezoelectric vibration energy harvester into multiple (n) regions connected in series in order to provide
a wider operating voltage range and higher output power while using a simple full-bridge rectifier.
The performance for different series stage numbers has been theoretically studied and experimentally
validated. The number of series stages (n ≥ 1) can be predefined for a particular implementation,
which depends on the specified operating conditions, to achieve optimal performance. This enables the
system to attain comparable performance compared to active interface circuits under an increased input
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2range while no additional active circuits are required and the system is comparatively less affected by
synchronized switching damping (SSD) effect.
3I. INTRODUCTION
Ultra low power wireless sensors and sensor systems are of increasing interest in a variety of
applications ranging from structural health monitoring to industrial process control. Electrochem-
ical batteries have thus far remained the primary energy sources for such systems despite the
finite associated lifetimes imposed due to limitations associated with energy density. However,
certain applications require the operation of sensors and sensor systems over significant periods of
time including implantable biomedical electronic devices and tire pressure sensors, where battery
usage may be impractical and add cost due to the requirement for periodic re-charging and/or
replacement [Belleville et al., 2010]. In order to address this challenge and extend the operational
lifetime of wireless sensors, there has been an emerging research interest on harvesting ambient
vibration energy [Szarka et al., 2012], [Mitcheson et al., 2008].
Piezoelectric materials are widely used in small scale vibration energy harvesters (VEH) as
mechanical-to-electrical transducers due to their relatively high power density, scalability and
compatibility with conventional integrated circuit technologies [Elvin and Erturk, 2013], [Han
et al., 2014]. A typical piezoelectric VEH can provide an power density of around 10 - 500
µW · cm−2, which sets a significant constraint on designing the associated power-conditioning
interface circuit [Kim et al., 2011]. The most commonly used passive rectification method is a
full-bridge rectifier; however, this sets a high threshold voltage for the generated energy by the
harvester to be transferred to a storage capacitor [Qian et al., 2013]. This limitation prevents
the system from operating if the environmental excitation is not high enough to attain the
required operational threshold voltage and the vibrational energy due to this small excitation
is therefore not rectified and transferred to the energy storage device [Krihely and Ben-Yaakov,
2011]. Furthermore, for excitation resulting in harvester output slightly greater than the threshold
4voltage, a very significant amount of energy is wasted as a result [Liang and Liao, 2012].
In order to increase the power efficiency of a VEH system, most of interface circuits seek to
develop a mechanism to minimize the energy wasted due to the threshold set by a full-bridge
rectifier [Sun et al., 2012]. The interface circuit does not only need to consume ultra-low power,
but it also should be able to recover the power as effectively as possible from the piezoelectric
transducer (PT) [Romani et al., 2014], [Aktakka and Najafi, 2014], [Yuan and Arnold, 2011].
Therefore, in order to design the piezoelectric VEH system to deliver a high output power,
both the interface circuit and the harvester mechanism should be well designed and the design
interaction thoroughly examined [Dini et al., 2015], [Le et al., 2006], [Sankman and Dongsheng,
2015]. Approaches such as the SSHI (Synchronized Switch Harvesting on Inductor) interface is
considered to provide nearly no charge wastage if the resistance of the RLC loop is negligible
[Badel et al., 2005], [Shaohua and Boussaid, 2015]. Other synchronized switch interfaces, such
as Synchronous Electric Charge Extraction (SECE), are also widely used for high-efficiency
circuits [Gasnier et al., 2014].
Despite the performance, there are four main drawbacks existing in these active interface
circuits. First, the overall volume and complexity of an energy harvesting system are significantly
increased by complex interface circuits along with off-chip capacitors, resistors and inductors,
where inductors must be implemented off-chip to achieve good performance for most interfaces.
Second, active interface circuits continuously consumes energy. Although some reported interface
circuits attain sub-µW power loss, there is still an amount of energy is drawn from the energy
reservoir when there is no input excitation. This could eventually deplete all stored energy and
both the interface circuit and load electronic devices will stop operating. In addition, SSHI and
SECE circuits can only achieve high efficiency at a limited range of excitation levels. This limits
5the overall performance of the system in real-world implementations. Furthermore, SSHI and
SECE interface circuits can only provide higher performance than simple full-bridge rectifiers
for weakly coupled piezoelectric transducers due to the Synchronized Switch Damping (SSD)
effect [Badel et al., 2006], [Ji et al., 2016]. If the the coupling is strong and the PT vibrates at
resonance, the periodic current pulses applied to invert or extract charge on a PT result in an
electrical actuation that opposes the vibration. All of the above four limitations introduced by
system complexity and volume, quiescent power consumption, real-world wide range excitation
levels and SSD effect result in the reported active rectifiers achieving acceptable performance
only in a limited operating range.
In this paper, a passive approach using a simple full-bridge rectifier is proposed with associated
modifications in the connection configuration scheme for the piezoelectric transducer. This
approach is able to achieve comparable performance to some active interface circuits without the
drawbacks mentioned above. With the proposed approach, the electrode of a monolithic PT is
split into n equal pieces connected in series and the number n can be pre-determined according
to the excitation amplitude of the ambient vibration. A suitable value of n helps maximizing the
operation range and harvested power. Theoretical studies on output power and threshold voltage
for different values of n are provided in equations and figures. The theoretical derivations are
validated by experimental results conducted on a commercial piezoelectric vibration energy
harvester.
II. FULL-BRIDGE RECTIFIER
A PT vibrating at or close to its resonance frequency can be modeled as a current source IP in
parallel with a capacitor CP and a resistor RP [Ottman et al., 2002]. The AC signal generated by
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Fig. 1: Full-bridge rectifier and associated waveform
the PT needs to be rectified in most cases before further power conditioning. The most commonly
used passive rectification circuit for a PT is the full-bridge rectifier, which employs four diodes to
perform AC-to-DC conversion (see Figure 1a). The energy is then stored in a storage capacitor
CS connected to the output of the rectifier. Figure 1b shows the associated waveform of the
current source IP and Vpiezo, which is a time-varying voltage across the piezoelectric transducer
(PT). In order to charge CS , Vpiezo needs to attain VS + 2VD or −(VS + 2VD) to overcome the
threshold voltage set by the rectifier, where VS is the voltage of the storage capacitor CS and VD
is the voltage drop of the diodes used in the rectifier. Therefore, the energy used for charging
the internal capacitor CP from VS + 2VD to −(VS + 2VD) (or vice-versa) is wasted, which can
be expressed as:
Qwasted = 2CP (VS + 2VD) (1)
7The peak-to-peak open-circuit voltage of Vpiezo is noted as Vpp(open). In order to transfer energy
from the PT to the storage capacitor, Vpp(open) > 2(VS + 2VD) should be satisfied. Otherwise, all
of the harvested energy by the PT is wasted for discharging and charging CP . So this critical
voltage can be set as a threshold voltage for Vpp(open) to ensure that the full-bridge rectifier
transfers energy to CS:
Vpp(open) > VTH = 2(VS + 2VD) (2)
where VTH = 2(VS + 2VD) is the threshold that Vpp(open) must attain to transfer any energy
to the storage capacitor CS . If the condition in equation (2) is met, the remaining charge can
flow into CS . The wasted charge is used for discharging and charging CP and the amount of
the wasted charge in a half cycle of IP is Qwasted = 2CP (VS + 2VD). The power conversion
efficiency is extremely low if Vpp(open) is slightly higher than VTH . Assuming VD = 0.5 V and
VS = 3 V, the threshold voltage is as high as 8 V. For MEMS (Microelectromechanical Systems)
PT, this threshold is hard to attain.
III. PROPOSED SCHEME
A commonly used cantilevered PT consists of a substrate and a piezoelectric layer sandwiched
between a pair of metal electrode layers. When the cantilever vibrates, a strain in the piezoelectric
layer is generated due to the deflection of the cantilever. This response is transduced to electrical
charge by the piezoelectric material and a current is generated to charge the capacitor CP formed
by the two metal electrode layers [Miso et al., 2015]. As a result, there is a voltage Vpiezo
developed across the PT. As discussed previously, the most important limitations of a full-
bridge rectifier are the high threshold voltage and low power efficiency while the threshold is
8Fig. 2: Splitting a monolithic PT into n regions
marginally overcome [Dicken et al., 2012]. This paper proposes an approach by splitting both
the top and bottom electrode layers into n equal parts [Dayou et al., 2012]; hence, the monolithic
PT turns into a harvester with n regions as a result, which is equivalent to n individual harvesters
with exactly the same vibration amplitudes, frequencies and phases, as shown in Figure 2. The
electrodes should be segmented along the primary strain direction, so that the total strain in the
piezoelectric layers in each region is equal.
It is assumed that the current source, internal capacitor and resistor in the original monolithic
PT are IP = I0 sin 2pifP t, CP and RP respectively. The model of the PT used for calculations in
this paper takes consideration of the internal leakage resistor RP because the resonant frequency
of the PT is quite low in this implementation, so that RP is not negligible compared to the
impedance of CP . After splitting the electrode layers into n equal regions, the area is divided
by n for each PT compared to the monolithic model. As the total strain in these regions is
the same, the current source amplitudes for them should be equal. For one region, the current
source amplitude, capacitor and resistor can be noted as I1, C1 and R1 respectively. From the
structure of the cantilever, it can be found that the generated current and plate capacitance are
9Fig. 3: Monolithic harvester (top) and n-region harvester connected in parallel (bottom)
proportional to the total strain and the electrode area respectively; the resistance is inversely
proportional to the electrode area. Therefore, the new circuit parameters can be expressed in
terms of the original harvester parameters: I1 = 1nI0 sin 2pifP t, C1 =
1
n
CP and R1 = nRP .
As the generated charge in one region is divided by n compared to the original single region
harvester (Q1 = 1nQP ) and the capacitor C1 is also divided by n (C1 =
1
n
CP ), the open-circuit
voltage for one region equals to the voltage of the original monolithic PT (Vpp1(open) = Q1/C1 =
Qp/CP = Vpp(open)). If the n regions are connected in parallel, the resulting harvester works
exactly the same as the original monolithic harvester, as shown in Figure 3.
As expressed in equation (1), the charge lost due to the self discharging and recharging CP
in a half IP cycle is Qwasted = 2CP (VS + 2VD). In order to minimize Qwasted, CP can be
decreased by connecting the two regions in series. They should be connected with consideration
of voltage directions so that the final series harvester model results in a summed-up voltage.
Setting the capacitor for each region is C1, where C1 = 1nCP , the equivalent capacitor of the
series model is CP+ = 1n2CP (the symbol ‘+’ means series). Therefore, the equivalent capacitor
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of this series connected PT is 1/n2 of the original one, which reduces Qwasted by a factor of
n2. While the harvester is charging the storage capacitor CS , the voltage |Vpiezo| will stay at
(VS + 2VD). Furthermore, by connecting in series appropriately, the open-circuit peak-to-peak
voltage of this new harvester Vpp(open)+ is now increased by a factor of n. This phenomenon
helps retain the rectifier operation even at smaller excitations, as the threshold voltage for the
series model is halved.
Similar series configurations of PTs have been mentioned in [Liu et al., 2011], [Yu et al.,
2014]. However, as opposed to previous researches, series models with variable stages is first
thoroughly derived in this paper and the output performance is calculated to find an optimal
series stage number according to variable excitation environments.
IV. MODELING
In this section, theoretical models are developed to establish the effect of series connected
harvesters on the output power. A monolithic PT model is first studied; then the PT is split into
n equal regions connected in series. In order to compare the performance between the parallel
and series models, the voltage increase in CS (note ∆VS) in function of excitation amplitude
(Vpp(open)) for all models can be compared. In addition, the electrical output power of the full-
bridge rectifier in function of VS for different models under a same excitation level is derived
and illustrated to find the peak output power for each of the models.
A. Monolithic model
First, the calculation is performed on a monolithic PT to study the peak-to-peak open-loop
voltage Vpp(open) and the corresponding output power. Assuming the excitation of the PT is
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sinusoidal, the current source can be written as IP = I0 sinωt, where ω = 2pifP . The total
charge generated by the harvester in a half cycle T/2 should firstly be calculated, which can be
written as:
Qtotal =
∫ T
2
0
I0 sinωtdt =
2I0
ω
(3)
As discussed in the previous section and shows in Figure 1, a vibrating piezoelectric harvester
can be modeled as a current source IP in parallel with an internal capacitor CP and a resistor
RP . Before the full-bridge rectifier becomes conducting, the current from IP is divided into two
parts inside the piezoelectric harvester, IC and IR flowing through the capacitor and resistor
respectively. As the diodes are OFF in this case, the PT can be regarded as an open-circuit. The
ratio of the current in CP to the total current IP is expressed as:
IC
IP
(jω) =
RP
RP +
1
jωCP
=
jωRPCP
1 + jωRPCP
(4)
The charge flowing into the capacitor CP can be written as:
QC(jω) = Qtotal
IC
IP
(jω) =
2jI0RPCP
1 + jωRPCP
(5)
As QC is the charge that flows into the capacitor CP to form the voltage Vpiezo, the rest of
the charge flows into the resistive path and it is dissipated by the resistor RP . According to the
formula V = Q/C, the open-circuit peak-to-peak voltage Vpp(open) can be written as:
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Vpp(open) = |QC(jω)
CP
| = | 2jI0RP
1 + jωRPCP
| = 2I0RP√
1 + ω2R2PC
2
P
(6)
To start transferring energy to CS , Vpp(open) after a half cycle t = T2 should overcome the
threshold VTH = 2(VS + 2VD). Hence, the condition for the rectifier to start transferring charge
from the PT to CS is:
Vpp(open) > 2(VS + 2VD)
⇒ I0RP√
1 + ω2R2PC
2
P
> VS + 2VD
(7)
In order to compare the performance between parallel and series models, this condition is
assumed to be always satisfied so that both models are valid. The useful charge QC in CP is
expressed in equation (5) and the charge wasted Qwasted for self discharging and charging CP
is given in equation (1). After Qwasted is wasted for self-charging, Vpiezo equals to VS + 2VD (or
−(VS + 2VD)) and the harvester starts to charge CS . Therefore, the remaining charge going into
CS is the difference between QC and Qwasted:
Qremain(jω) = QC(jω)−Qwasted
= 2CP (
jI0RP
1 + jωRPCP
− (Vs + 2VD))
(8)
After the rectifier diodes turn ON, the voltage Vpiezo attains the threshold and the equivalent
circuit transforms to a PT in parallel with CS and the PT can be regarded as a current source
IP in parallel with its internal impedance, as shown in Figure 4. The internal impedance is the
value that CP and RP connected in parallel, expressed as:
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Fig. 4: Equivalent circuit while the full-bridge rectifier is conducting
Zint(jω) =
1
jωCP
//RP =
RP
1 + jωRPCP
(9)
The charge flowing into CS can then be written as:
QS(jω) = Qremain
Zint
Zint +
1
jωCS
= Qremain
jωZintCS
1 + jωZintCS
= Qremain
jωRPCS
1 + jωRP (CP + CS)
=
2jωRPCPCS
1 + jωRP (CP + CS)
(
jI0RP
1 + jωRPCP
− (VS + 2VD))
(10)
While a full-bridge rectifier is employed, the capacitor CS is usually chosen at a value much
greater than the PT internal capacitor CP (CS  CP ), so that VS can keep increasing steadily. In
addition, as RP is usually at a value from hundreds of kΩ to several MΩ, hence ωRPCS  1.
Therefore, equation (10) can be approximately written as:
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QS ≈ 2CP ( I0RP√
1 + ω2R2PC
2
P
− (VS + 2VD)) (11)
The voltage increase in CS for harvesters connected in parallel in a half cycle is expressed as
(where the symbol ”//” means ”parallel”, equivalent to a monolithic harvester before splitting):
∆VS// =
QS
CS
= 2
CP
CS
(
I0RP√
1 + ω2R2PC
2
P
− (VS + 2VD)) (12)
B. N-stage series model
With the PT is split into n equal regions, the whole PT can be regarded as n individual
harvesters connected in series. As the area of piezoelectric layer and electrode layer for each
source is 1
n
of the original harvester, so Ip1, Cp1 and Rp1 for each small harvester can be written
as:
Ip1 =
1
n
IP =
1
n
I0sinωt
Cp1 =
1
n
CP
Rp1 = nRP
(13)
The calculation starts from considering a single harvester and Vpiezo1 is the voltage generated
by one single source. As there are n sources connected in series, the total voltage is Vpiezo =∑n
i=1 Vpiezoi = nVpiezo1. From equation (2), the condition to charge CS is Vpiezo > 2(VS + 2VD),
hence this condition for one individual source is:
Vpiezo1 >
2
n
(VS + 2VD) (14)
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From this equation, it can be seen that the threshold voltage is now lowered by a factor of
n compared to the monolithic model so that harvester is much more likely to start operating at
lower excitation levels. Therefore, the wasted charge for dis-charging and charging in one source
in a half cycle is:
Qwasted1 = Cp1
2
n
(VS + 2VD) =
2Cp
n2
(VS + 2VD) (15)
The total charge flowing into Cp1 in a half cycle is:
QT
2
1(jω) =
∫ T
2
0
Ip1
Rp1
Rp1 +
1
jωCp1
=
∫ T
2
0
I0
n
nRP
nRP +
n
jωCP
sinωtdt
=
2I0
n
RPCP
1 + jωRPCP
(16)
Before the condition Vpiezo1 > 2n(VS + 2VD) is met, the harvester is disconnected from CS (as
the diodes in the rectifier are not conducting). Once the Vpiezo1 > 2n(VS + 2VD) is satisfied, all
of the sources are connected together with CS in series. At this time, CS starts to be charged
and the left charge for each single source that can be used for charging is:
Qleft1(jω) = QT
2
1(jω)−Qwasted1 =
2CP
n
(
I0RP
1 + jωRPCP
− VS + 2VD
n
) (17)
As only one harvester is considered, superposition theory can be used to turn off the current
sources of all other n− 1 harvesters. While the harvester is charging CS , the equivalent circuit
for one single source is shown in figure 5. The internal impedance for each of the source is:
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Fig. 5: Equivalent circuit for considering only one source in n-region series connected PTs while
the rectifier is conducting
Zint1(jω) =
nRP
1 + jωRPCP
(18)
It can be seen that all the other n− 1 impedances are connected in series with CS , hence the
total external impedance for one harvester is significantly increased. Hence, the ratio between
the Iext and Iint for each source being studied is:
Iext
Iint
= | Zint1
Zint1 + (n− 1)Zint1 + 1jωCs
| ≈ 1
n
(as CS  CP )
(19)
Therefore, the total charge that flows into CS from one single source is:
QS1 = | 1
n
Qleft1(jω)| = 2CP
n2
(
I0RP√
1 + ω2R2PC
2
P
− VS + 2VD
n
) (20)
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With considerations of all the n individual sources, the total charge that flows into CS is:
QS+ =
∑
n
QS1 =
2CP
n
(
I0RP√
1 + ω2R2PC
2
P
− VS + 2VD
n
) (21)
Hence the voltage increase in CS can be expressed as:
∆VS+(n) =
QS+
CS
=
2CP
nCS
(
I0RP√
1 + ω2R2PC
2
P
− VS + 2VD
n
) (22)
where the subscript ‘+(n)’ means “n regions connected in series”. From equation (6), the
open-circuit peak-to-peak voltage of a PT is Vpp(open) = 2I0RP√
1+ω2R2PC
2
P
. Therefore, the equation for
the voltage increase of an n-region harvester connected in series can be rewritten as:
∆VS+(n) =
2CP
CS
(
Vpp(open)
2n
− (VS + 2VD)
n2
) (23)
By setting n = 1, 2, 4, 8, the voltage increase in VS for different n can be written as:
∆VS//(n=1) =
2CP
CS
(
Vpp(open)
2
− (VS + 2VD))
∆VS+(n=2) =
2CP
CS
(
Vpp(open)
4
− (VS + 2VD)
4
)
∆VS+(n=4) =
2CP
CS
(
Vpp(open)
8
− (VS + 2VD)
16
)
∆VS+n=(8) =
2CP
CS
(
Vpp(open)
16
− (VS + 2VD)
64
)
(24)
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C. Performance comparison
In order to compare the performance of the monolithic PT and 2-stage series model, ∆VS+(n=2) >
∆VS//(n=1) is assumed:
Vpp(open)
4
− (VS + 2VD)
4
> (
Vpp(open)
2
− (VS + 2VD))
Vpp(open) < 3(VS + 2VD) (for n = 2)
(25)
Furthermore, Vpp(open) > (Vs + 2VD) should be satisfied for n = 2 so that the harvester can
overcome the threshold voltage set by the full-bridge rectifier and start charging, so the condition
for improving performance corresponding to splitting into 2 regions in series is:
(VS + 2VD) < Vpp(open) < 3(VS + 2VD) (for n = 2) (26)
In terms of the monolithic model, the threshold is Vpp(open) > 2(VS + 2VD) for starting
charging. In addition, although the monolithic model can charge CS while 2(VS + 2VD) <
Vpp(open) < 3(Vs + 2VD), the performance is worse than the 2-region series model. Using the
same methodology, the conditions when n = 4 and n = 8 models have the best performance
are calculated in equation (27). (Other values of n are also possible but the equations below
facilitate comparisons with the measured results in the next section)
1
2
(Vs + 2VD) < Vpp(open) <
3
2
(Vs + 2VD) (for n = 4)
1
4
(Vs + 2VD) < Vpp(open) <
3
4
(Vs + 2VD) (for n = 8)
(27)
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(a) Theoretical output power while fixing VS = 2V and varying excitation level
(b) Theoretical output power while fixing excitation level Vpp(open) = 3.2V and varying
VS
Fig. 6: Theoretical electrical power output of full-bridge rectifier for 1, 2, 4, and 8 series stages
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TABLE I: Simulation results (symbol ‘-’ means ‘not working’)
n= 1 2 4 8
Vpp < 0.75V - - - -
0.75V < Vpp < 1.125V - - - working
1.125V < Vpp < 1.5V - - - best
1.5V < Vpp < 2.25 - - working best
2.25V < Vpp < 3V - - best working
3V < Vpp < 4.5V - working best working
4.5V < Vpp < 6V - best working working
6V < Vpp < 9V working best working working
Vpp > 9V best working working working
By assuming VS = 2 V and the forward threshold voltage VD = 0.5 V, the threshold voltage for
a monolithic model is VTH = 2(VS + 2VD) = 6 V. Table I shows comparisons between different
series stages and Figure 6a illustrates theoretical output power for different excitation levels (0 g
to 1 g), which are presented as the open-circuit peak-to-peak voltage Vpp(open), varying from 0 V
to 12 V, generated by the PT. This figure is generated with equations (24) while Vpp(open) is
considered as the variable, CP = 360 nF, CS = 1 mF and VS = 2 V. These values are chosen
to match the conditions used in experiments.
After comparing the performances with a constant VS while changing the external excitation
(changing Vpp(open)), the output power of the full-bridge rectifier with a constant excitation while
changing VS needs to be examined to find the maximum power points that the rectifier can attain
with different series stages. Equation (23) shows the voltage increase in CS in a half cycle of
IP , so the harvested energy by the full-bridge rectifier in a half IP cycle can be written as:
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∆ET
2
=
1
2
CS((VS + ∆VS)
2 − V 2S ) (28)
Hence, the output power is:
P =
∆ET
2
T/2
= 2fP∆ET
2
= fPCS((VS + ∆VS)
2 − V 2S ) (29)
where fP is the excitation frequency, VS varies from 0 V to 6 V and ∆VS is a function of
VS , which is expressed in equation (23). The theoretical power output for n = 1, 2, 4 and 8
is plotted in Figure 6b. It can be seen that connecting in series significantly increases the peak
output power. The models with n = 2, n = 4 and n = 8 can theoretically increase the power by
around 3×, 4.5× and 5.5× compared to the monolithic PT. According to this figure, the peak
output power seems to increase and tend to a limit for higher n. However, more series stages
shift the VS value corresponding to the peak power point towards to higher voltages. Hence,
the following voltage regulator circuits after the FBRs should be design to handle this high
input voltage. Since most of wireless sensors typically require a stable supply between 1.8 V
and 3.3 V, the VS values shown in figure 6b can well meet this requirement; in contrast, higher
VS may increase the complicity of designing voltage regulators.
V. EXPERIMENTS AND DISCUSSIONS
In this section, experiments with four bimorph PTs are performed. Figure 7a shows the ex-
perimental setup. The piezoelectric transducers consist of four cantilevered bi-morph PTs (Mide
Technology Corporation V21BL), so there are eight available PTs for experimental verification.
The size of the PTs is shown in figure 7b. The four bi-morph PTs are located side by side and
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(a) Experimental setup (b) PTs used in experiments
Fig. 7: Experiment environment
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Fig. 8: Measured electrical output power while fixing VS = 2 V and varying excitation level
(corresponding to acceleration 0 g to 1 g)
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their free-end tips are clamped together with masses in order to enable vibration in the same
frequency, phase and amplitude. The resulting PT can, therefore, be considered as a PT with 8
regions that can be connected in parallel or in series for different stages (n can be 2, 4 or 8 in
this implementation). The PT is excited on a shaker (LDS V406 M4-CE) at its natural frequency
at 19 Hz and driven by a sine wave from a function generator (Agilent Technologies 33250A
80 MHz waveform generator) amplified by a power amplifier (LDS PA100E Power Amplifier).
In the experiment, the storage capacitor connected at the output of full-bridge rectifier is a super
capacitor of value CS = 5.2 mF. A full-bridge circuit is built using four diodes with a measured
forward voltage drop of around 0.5 V.
Experiments are performed with the number of series stages n = 1, 2, 4 and 8. Figure 8
shows the measured results for different excitation amplitudes (corresponding to Vpp(open)) with
same values of VS = 2 V. For small amplitude excitation, it is preferable to include more
stages in series. For instance, when Vpp(open) < 6 V, the monolithic model (n = 1 while all the
eight harvesters connected in parallel) does not harvest any energy as the threshold voltage is not
attained. Furthermore, although all the four models can harvest energy for 6 V < Vpp(open) < 9 V,
the one with two series stages (n = 2) outputs the highest power. This matches well with the
theoretical calculation and simulation results.
Figure 9 shows the measured electrical power while the excitation acceleration is kept at 0.2 g
corresponding to open-circuit voltage Vpp(open) = 3.2 V and VS is varied from 0 V to 6 V to
find the maximum power points for each series model. From the figure, it can be found that
the peak power values of n = 2, n = 4 and n = 8 models are 2.2×, 3.1× and 3.6× higher
than the monolithic model (n = 1), respectively. The performance improvement of series models
approximately matches theoretical results shown in Figure 6b. The errors are due to non-ideal
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Fig. 9: Measured electrical output power while fixing excitation level and varying VS (acceleration
= 0.2 g, Vpp(open) = 3.2 V, VD = 0.5 V)
diodes used in measurements due to the associated leakage current. The performance boost from
the series configurations indicates that using the proposed passive method of series connected
PTs can also obtain comparable performance compared to other active interface circuits, such
as those in [Ramadass and Chandrakasan, 2010] and [Shaohua and Boussaid, 2015].
Figure 10 shows the measured power efficiency for different series stages while the excitation
level is swept from zero to Vpp(open) = 12 V. The efficiency is calculated as the power transfered
into CS divided by the raw measured power while PT is only connected to an impedance-
matched resistor. The results indicate that each series configuration can attains its peak efficiency
point under a specific excitation amplitude range. In other words, for a given implementation
environment with a limited range of excitation amplitude, the number of series stages n can be
determined to increase the output power and efficiency. While the harvester is implemented in a
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Fig. 10: Measured power efficiency while fixing VS = 2 V and varying excitation level
low excitation environment, more series stages (higher n) are preferred; otherwise, series stages
should be less (smaller n) or even not splitting the PT (n = 1). This approach requires a one-time
configuration of the PT to determine the number of series stages before implementations and it
passively improves power efficiency without employing any active circuits.
Table II compares the performance of the proposed series connection scheme against state-
of-the-art active rectification implementations for piezoelectric vibration energy harvesting. The
second line in the table indicates the type of implementation. It should be noted that the work
in this paper does not employ additional circuits apart from a full-bridge rectifier, so there is no
additional power consumption and the simplicity of the system offers the potential for increased
stability. Line 5 of the table shows the peak-to-peak open-circuit voltage (Vpp(open)) produced by
the PT for each work. This voltage depends on several factors, such as the excitation amplitude,
piezoelectric materials, dimension of the device, internal capacitance, vibration frequency, etc.
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TABLE II: Performance comparison with reported active rectifiers
Publication
[Krihely
and
Ben-Yaakov,
2011]
[Ramadass
and Chan-
drakasan,
2010]
[Liang and
Liao, 2012]
[Shaohua
and
Boussaid,
2015]
This work
Type of circuit implementation Discrete Integrated Discrete Discrete Not required
Power consumption 35.2 µW 2 µW Not given 20 µW 0
PT
RBL1-006
Piezo system
V22B Mide
technology
T120-A4E-602,
Piezo Sys
V22B Mide
technology
V21BL Mide
technology
Open-circuit voltage produced by PT 40V 2.4V 5.84V 3.28V 3.2V
Internal capacitance CP 60 nF 18 nF 33.47 nF 18 nF 42 nF
Vibration frequency 185Hz 225Hz 30Hz 225Hz 19Hz
Performance compared with a
monolithic PT in a full-bridge rectifier
3.2× 4× 2× 4.5× 3.6× *
(* 8 stages connected in series)
The last line of the table shows that splitting a monolithic PT into 8 regions connected in series
can improve the harvested energy by up to 3.6× compared to the original monolithic harvester.
According to Figure 9, splitting into more stages (n > 8) connected in series is believed to
further increase the performance, although higher n is not experimentally verified in this paper.
Compared to the four drawbacks mentioned in Section I for reported active interface circuits,
the proposed series scheme does not employ any active circuits, inductors or capacitors other than
four diodes (for a full-wave bridge rectifier). Hence the overall system volume can be significantly
decreased with increased stability. In terms of quiescent power loss, a simple full-bridge rectifier
used in the proposed scheme does not consume any quiescent power (diode reverse leakage
27
current is assumed to be negligible) so no energy is drained due to the interface circuit while
no excitation is present. In addition, Figure 10 shows that the power efficiency of the proposed
scheme is able to attain its peaks under a wide range of excitation amplitude for different
series stages. Hence, in order to achieve an efficiency peak, the number of series stages can be
pre-determined according to the average excitation amplitude where the system is implemented.
This makes the energy harvesting system configurable to different implementation environments.
Furthermore, as a simple full-bridge rectifier does not generate synchronized current pulses in
the piezoelectric materials; hence, the proposed scheme is less subject to the SSD effect even
for highly coupled PTs. Therefore, the mechanical vibration of the PTs will be less affected or
damped, which extends the range over which the rectifier operates efficiently.
VI. CONCLUSION
This paper addresses that a full-bridge rectifier requires a relatively high excitation amplitude to
extract energy from the piezoelectric harvester (PT). As a result, a significant part of the generated
power is wasted due to the high threshold voltage. A passive scheme of splitting a monolithic PT
into n regions connected in series is proposed in this paper to lower the threshold voltage and
increase power output under low input excitation. Comparing with active interface circuits, this
scheme significantly decreases system volume and increases the output power without employing
active components and consuming extra power. In addition, the PTs employing this method are
less affected by SSD effect. By using this principle, PTs can be designed to have n equal regions
connected in series, of which the number n should be pre-determined by considering the ambient
excitation amplitude for the selected application environment.
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